In this paper, we experimentally demonstrate 100% enhancement in drive current (I ON ) over In 0:53 Ga 0:47 As n-channel homojunction tunnel fieldeffect transistor (TFET) by replacing In 0:53 Ga 0:47 As source with a moderately staggered and lattice-matched GaAs 0:5 Sb 0:5 . The enhancement is also compared with In 0:53 Ga 0:47 As N+ pocket ()-doped channel homojunction TFET. Utilizing calibrated numerical simulations, we extract the effective scaling length ( eff ) for the double gate, thin-body configuration of the staggered heterojunction and -doped channel TFETs. The extracted eff is shown to be lower than the geometrical scaling length, particularly in the highly staggered-source heterojunction TFET due to the reduced channel side component of the tunnel junction width, resulting in improved device scalability. # 2011 The Japan Society of Applied Physics T unnel field-effect transistors (TFETs) have gained tremendous interest recently owing to their potential in achieving sub-kT =q steep switching slope (SS) at room temperature (RT) and thus enabling higher on-current for a given on-state-to-off-state current ratio at very low supply voltages.
T unnel field-effect transistors (TFETs) have gained tremendous interest recently owing to their potential in achieving sub-kT =q steep switching slope (SS) at room temperature (RT) and thus enabling higher on-current for a given on-state-to-off-state current ratio at very low supply voltages. [1] [2] [3] [4] [5] [6] [7] [8] [9] However, due to the relatively large tunneling barrier (E b ) and width, silicon, germanium, and III-V based homojunction TFETs (Homj-TFETs) still face major challenges in demonstrating metal-oxide-semiconductor field-effect-transistor-like large drive currents (I ON ) which is a prime requirement for any high-performance logic application. 1, 6) It has been theoretically shown that I ON can be further enhanced over Homj-TFET by employing i) a staggered heterojunction source or ii) an N+ pocket ()-doped channel, without paying any penalty for ambipolar leakage. 6, 8) However, for either case, a complementary experimental demonstration is absent in the category of III-V-based TFETs which form a natural choice for enhancing the on-current (I ON ) with the availability of a large pool of lattice-matched, narrow-gap, and small-tunneling-mass semiconductors having different band-edge alignments.
In this work, we provide separate demonstrations of I ON enhancement over n-channel In 0:53 Ga 0:47 As Homj-TFET by a) replacing the In 0:53 Ga 0:47 As source with lattice-matched, staggered GaAs 0:5 Sb 0:5 (Hetj-TFET) and b) putting a thin -doped layer within the channel adjacent to the p+ source (-doped TFET). Both techniques result in a 100% (2Â) increase in I ON over Homj-TFET at V DS ¼ 0:75 V and V GS ¼ 2 V with the Hetj-TFET exhibiting a high I ON of 60 A/m at V GS ¼ 2:5 V. Using two dimensional numerical simulations, 12) we compare the scalability of staggeredsource Hetj-TFET, -doped TFET and Homj-TFET using ultrathin-body double-gate (UTB-DG) device configuration operating at supply voltage of 0.5 V.
Figures 1(a)-1(c) show cross-sectional schematic of the fabricated vertical n-channel Homj, Hetj and -doped TFET devices. The layers were epitaxially grown using molecular beam epitaxy (MBE) on a semi-insulating indium phosphide (InP) substrate. The P+ source regions comprise of 60-nm-thick In 0:53 Ga 0:47 As and GaAs 0:5 Sb 0:5 layer for the Homj-and Hetj-TFETs, respectively, both carbon doped at 10 20 /cm 3 . The 100 nm channel consists of intrinsically doped In 0:53 Ga 0:47 As. For -doped TFET, an ultrathin 3-nmthick In 0:53 Ga 0:47 As layer adjacent to the source, doped n-type with Si at 5 Â 10 19 /cm 3 , is incorporated within the 100 nm channel of the Homj-TFET to form the N+ pocket. The N+ drain region is formed by 300-nm-thick In 0:53 -Ga 0:47 As layer, doped with Si at 10 19 /cm 3 . The epilayers were patterned into a vertical mesa structure using BCl 3 /Ar based reactive ion etching (RIE) followed by a conformal deposition of a 5-nm-thick plasma-enhanced atomic-layer-deposited (PEALD) high-k dielectric (Al 2 O 3 ) at 200 C. 10) Electron beam evaporation and lift-off techniques were used to form the sidewall gate (Pd/Au) electrode as well as the source/drain (Ti/Pd/Au) contacts. Finally, device isolations were performed using consecutive steps of RIE (for the removal of oxide) and citric acid-based wet etch all the way to the semi-insulating InP substrate. The expected enhancement is due to the lowering of both the source side tunneling width and the effective tunneling barrier in the case of the staggered-source TFET, 8) while in the case of the -doped TFET it is mainly due to the reduction in the tunneling width for the same tunneling barrier. 6) Figures 2(a) and 2(b) show the measured I d -V g at 300, 150, and 77 K. RT leakage floors are elevated and the measured SS is higher than the 60 mV/dec thermal limit. However, both decrease significantly at low temperatures at a rate faster than the linear dependence of kT =q with respect to temperature T , with a minimum point value of 40 mV/dec at 77 K as shown in Figs. 2(c) and 2(d) . The degradation in SS at high temperatures is attributed to trap-assisted tunneling followed by thermionic emission via large midgap interface state density.
11) Insets in Figs. 2(a) and 2(b) show the output characteristics at 77 K. Negative differential resistance (NDR) in the drain-to-source forward bias regime, at high V GS , confirms the presence of a gated tunneling junction for both the fabricated devices.
I ON in our devices can be further improved by increasing the electrostatic gate control and by increasing the amount of stagger in the III-V Hetj-TFET. 8, 9) However, it is also important to identify whether these enhancement techniques lead to the improvement or degradation in TFET device scalability. To compare the device scalability numerically, we consider a UTB-DG structure with body (T SI ) thickness of 7 nm, high-k gate dielectric thicknesses (T OX ) of 2.5 nm and an effective EOT of 1 nm. We consider four TFET structures: (a) In 0:53 Ga 0:47 As Homj-TFET, (b) In 0:53 Ga 0:47 As -doped-TFET, (c) moderately staggered GaAs 0:5 Sb 0:5 / In 0:53 Ga 0:47 As Hetj-TFET with effective E b of 0.5 eV (similar to the one fabricated in this work), and (d) highly staggered lattice-matched GaAs y Sb 1Ày /In 1Àx Ga x As heterojunction with an effective E b of 10 meV. Case (d) with an effective E b of 10 meV can be realized with y ¼ 0:1 and x ¼ 0:0 13) However, in order to account only for the effect of the increase in stagger on the scalability of TFET, bandgap and dielectric constants of source, channel and drain materials for case (d) were kept the same as those for the case (c). A dynamic non local band-to-band tunneling (BTBT) model was used to compute the tunneling current. 12) Reduced tunneling mass and the change in bandgap due to thin-body quantization were obtained using Nextnano3 and included in the numerical simulations. Figure 3(b) shows the drain-induced barrier thinning (DIBT) plotted as a function of the gate length which, in turn, is normalized to the respective effective electrostatic scaling length eff . eff for Homj-TFET was extracted from the exponential fit to the simulated potential profile along the channel. 14, 15) For the rest of the TFETs, eff was obtained by scaling eff for Homj-TFET such that DIBT values for each of them followed a single curve. The extracted eff is summarized as an inset in Fig. 3(b) . The difference in the scaling lengths for different TFET device architectures can be understood by analyzing the electron band-to-band generation (e-BTBT) rate within the channel in the near turn-on regime [Figs. 3(c) and 3(d) ]. Clearly, with stagger and pocket doping, the channel side component of tunneling width (x ch ) decreases bringing the peak in the generation rate closer to the source-channel junction. Since the electrostatic gate control is maximum near the source (away from the drain potential), the lower tunneling width in the channel leads to a lower eff and, hence, higher device scalability.
Highly staggered Hetj-TFET shows maximum scalability resulting from the lowest eff .
In summary, I ON enhancements over n-channel In 0:53 -Ga While -doped TFET and moderately staggered Hetj-TFET show improved but similar scalability due to smaller tunneling width, highly staggered Hetj-TFET shows maximum scalability due to the lowest effective electrostatic scaling length resulting from the lowest tunneling width. 
